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Abstract 
Memory systems constructed from hiph-density memory devices 
have a tendency to yield stuck errors in addition to random errors. 
When the memory system employs b-bit-per-card configuration, these 
stuck errors become block errors. In this thesis, error correcting 
codes which correct both single stuck block errors and random bit 
errors are discussed. These codes are subcodes of additive codes 
and can correct both single stuck block errors and t or less ran- 
dom bit errors which may occur simultaneously. These codes have 
higher Information rate than that of random error correcting 
codes. 
Encoding and decoding procedures of these codes are also 
discussed with examples. 
1. Introduction 
One application of error correctina codes is the correction 
or detection of random errors in main memory systems for improving 
reliability. Another application is to enhance the yield of large 
scale integrated (LSI) memory devices. "'-0-' In this application, 
error correcting codes are used for the correction of errors due 
to hardware defects in memory devices. Since it is inevitable 
that memory systems vield random errors, a class of additive 
codeL Jl- J has been proposed for the correction of random errors 
as well as errors due to hardware defects. 
If a memory system is packaged in a b-bit-per-card basis 
where the number of bits in a memory word is equal to pb as shown 
in Fig. 1, hardware defects in one memory array card are likely 
to cause a block of b bits in error. In this thesis v/e assume 
that a memory system employs the b-bit-per-card configuration in 
which random error may occur bit by bit and errors due to hard- 
ware may occur in a single block of information readout. Further- 
more, we assume that these sinole block errors are stuck-at 
errors.1- •'"'• •* One code shown here can correct both t or less 
random bit errors and a single block error due to hardware de- 
fects which may occur simultaneously. The other code shown here 
can correct t or less random bit errors and a single random block 
error which do not occur simultaneously, if there is no hardware 
2 
defects, and also con correct t or less random bit errors and 
single block errors due to hardware defects which may occur 
simultaneously. These two codes are referred to as C and CM> 
respectively. 
In the following section, we assume that memory systems are 
not defective and we discuss random block error correcting codes 
and a model of channel for memory systems with b-bit-per-card 
configuration. Also a class of codes suitable for this model is 
shown. In section 3, methods for improving reliability of de- 
fective memory systems, are discussed and the class of C is 
shown. In section 4, we discuss a case in which the memory system 
becomes defective when it is used and the class of CM which can 
cope with this model is shown. Finally, encoding and decoding 
procedures for C., are discussed with examples in section 5. 
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Fig. 1„  B-bit-per-card memory confiouration. 
2.1  Random Clock Error  Correct!no  Codes in Main Memory Systems 
The technolooy of large scale intearation has been qreatly 
developed in recent years. Semiconductor high-density memory 
devices have been manufactured and used in recent computer main 
memory systems. Since it is inevitable that such diqital systems 
yield random errors due to random noises in the system, error 
correcting codes have been more popularly used in the main memory 
systems for the purpose of reliability improvement. At the pre- 
sent time, a single bit error correcting and double bit error 
detecting binary Hamming code'- ^ -^ is actually used in the main 
memory systems of some commercially available general purpose 
computer systems'- J under the assumption that not more than double 
bit errors occur in a v/ord in the main memory. This assumption 
is somev/hat reasonable since integration of the memory devices is 
not extremely high so far and all the memory devices can be ex- 
pected to be perfectly functional, namely there is no hardware de- 
fect in memory devices. 
As observed in the market, high-density semiconductor memory 
devices have a tendency to expand in the bit-wise direction to 
increase the flexibility of memory allocation for users. For 
instance, sixteen 16K x 1 bit memory devices are required for a 
16 bit memory system, but the same word lenoth can be achieved 
with only two 2K x 8 bit memory devices. Suppose that such de- 
vices are used in a main memory system. If random noises 
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interfere control   lines or address  lines of some memory device, 
the resultant information readout from memory is likely to have a 
block of b bits in error, where b is the bit-wise length of the 
memory device.    In such a memory system, a b-bit-per-card memory 
system configuration will  show a good performance.    For the b- 
bit-per-card memory system configuration, random block error cor- 
recting codes are proposed assuming that all errors occur block 
by block instead of bit by bit    JLIUJ^    This class of codes is 
rgi 
generally referred to as b-adjacent-bit error correcting codes'- J, 
and is a subclass of Reed-Solomon codes or BCH codes over 
GF(2 r  -*L . In memory systems which employ the b-adjacent 
error correcting code, a word is divided into blocks of b bits 
and every  block is assumed to be a symbol in GF(2 ). Let b, n 
and m be block length, codeword length and check bit length, 
respectively. These parameters must satisfy the conditions, 
n < (2b-l)b 
and 
m > 2tb 
where t is the number of correctable symbol errors in GF(2 ). In 
the case of minimum distance d = 3, n can be extended to 
n = (2b+l)b[11] 
If b is small, n may not satisfy the necessary length.    For in- 
stance, there is no Reed-Solomon code and BCH code over GF(2 ) 
applicable to a 16 bit memory system with b = 2.    For a small b, 
modified Reed-Solomon codes have been proposed to achieve a 
larger codev/ord length*-    -"•    K 
2.2      Channel Model For B-Bit-Per-Card Memory Systems 
The class of b-adjacent error correcting codes is very ef- 
fective for the b-bit-per-card memory system configuration if we 
can assume that all errors are block errors since this class is 
a maximum separable code'- ■**■    .    Unfortunately, this assumption 
implies that error correcting codes of this class require a large 
number of check bits for the correction of multiple random bit er- 
rors because individual  random bit errors may not be confined in 
a fewer number of blocks. 
Consider that a channel model  of the memory system with b- 
bit-per-card configuration.    In such a memory system, both random 
bit errors and random block errors are likely to occur:      ran- 
dom block errors may occur when control  lines or address lines of 
some memory array card are interfered and random bit errors are 
inevitable in any digital  system.    Thus the memory system can be 
assumed as a comDound channer ^ K 
For random error correction in compound channels, a class of 
Fire codes'- •**■ JL J ]s we-|] known. A general class of Fire 
codes given by the generator polynomial p(x) such that 
p(x) = (x2b_1-l)g(x) 
can correct both t or less random bit errors and any burst of bit 
errors of lenqth b, which do not occur simultaneously, where g(x) 
is a generator polynomial of a code with minimum distance d = 
2t + 1 such that 
deg[g(x)] >, b, 
g(x) and x " -1 are relatively prime. 
Since our model of compound channel for memory systems with 
b-bit-per-card memory systems will yield a block error instead of 
a burst error, we modify Fire codes so that t or less random bit 
error and a single random block error can be corrected with less 
redundant check bits. 
2.3  Subcodes of Fire Codes For Compound Channel 
To avoid ambiguity, v/e distinguish burst errors and block 
errors. 
Definition 1: Burst errors are bursts of bit errors which 
locate any part of a word. Block errors are bursts of bit errors 
8 
which locate block by block in a word, that is, they are "phased' 
burst errors. 
Theorem 1: 
Let C be a (n,n-m) tor less random bit error correcting 
cyclic code generated by g(x) such that deg[g(x)] = m and t 4 1. 
Any single burst error can be corrected if the error pattern of 
the burst error is known and if b^nt. 
Proof: 
Let E(x) be the error polynomial of a single burst error de- 
scribed by 
b-1 
Let S.j(x) be the corresponding syndrome given by 
E(x) = I    e,x,TJ,  j £{0,l,...,n-b}. 
i=0 
S-j(x) = E(x)  mod g(x) 
b-1   . . 
= I   e.-x (xJ  mod g(x) ); mod a(x) . 
1=0 
Let Sp(x) be the error pattern syndrome, which is known, such 
that 
b-1   i 
S2(x) = I   ex1. 
i=0 
The start bit of the burst error is given by 
S^x) 
sTCxl 
r  '        i 
~r\- ~ x       ni°d    P(X). 
Suppose that another burnt error {'(>'.)« E"(x) t  E(x), occurs such 
that    E-(x) = y erxi+k   k <£ {0,1,... ,n-l} . 
i=0 ] 
The correspondina syndromes S-T(x) and So(x) define the \tart bit 
of the burst error E'(x) , that is 
Sf(x)    k 
s^(x') = x   ^od. <?(*) • ' 
if k f j 
k   f 
x ?* xJ    mod. n(x) 
since C can correct at least a single random bit error. If k = j 
the error patterns S,(x) and Sp(x) must be different from the as- 
sumption. Therefore E(x) and E'(x) can be distinguished and any 
single burst error of lennth b, b <_ m, can be corrected. 
Let H be the parity check matrix of C described by 
H = [h0,hj,...,hn_.|] 
where h. is a m-tuple binary column vector, i=0,l,...,n-l. Some 
p sets of consecutive b columns which are not overlapped are 
chosen from H and a sub matrix H' is defined such that 
■••hvi Vi+1'"Vi+b-l] 
where ^ satisfies Condition 1, i = 0,1,...,p-l. 
Condition 1: 
(1) ♦i £ {0,l,...,n-b-l} , i = 0,l,...,p-l 
(2) <j>. - <j»i_1 >= b • 
10 
LoHiia  1-1 
Let C be a shortened code given by H'.    A code C,  given by 
the parity check matrix H. , 
H, H* 
.V 
can correct any single random block error, where 
Ib is a b x b identity matrix. 
Proof: 
Let 
C'(x) = I     Ci x1 
1=0 
be a codeword of C. This codeword must be represented by a 
codeword of C since Z'  is a shortened code obtained from C. Let 
p-1 b-1     -l^ 
C(x) I      I      C.+.x 
i=0 j=0  1+J 
be the projected codeword of C'(x) in the codeword space of C. 
Suppose that E(x) is the error polynomial of a single block error 
occurring in the k-th block, k £. {0,1,... ,p-l}, such that 
E-(x) -I   «, x""-1)*' 
i=0 
n 
The equivalent error for the codeword C(x) is described by 
b-1   <j,.+i 
E(x) = I    e. k 
i=0  1 
That is, the syndrome of E' generated H' is equivalent to the 
syndrome of E by H. Therefore 
S^x) = C(x) + E(x) ; mod.[g(x)] 
b-1   «}>k+i 
= I    e.x     ; mod.[g(x)] 
i=0 1 
b-1   . <(.. 
= I    e,x (x  ; mod.[o(x)]) ; mod.[g(x)] 
i=0 n 
The error pattern syndrome S2(x) is directly obtained by H , such 
that 
b-1   . 
S?(x) = I   e^x 
' i=0 
Since S,(x) and Sp(x) are known, any single random block error 
can be corrected by Theorem 1. 
Lemma 1-2 
Suppose that C is a systematic code. Cb can correct any 
single random block error if Mp is given by either 
P   Podd     b b   b- 
< > 
P IK'S 
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H     =    Hn =    [I.   L...I.   I.] P P~..«„ L b    b        b    bJ r
"even 
(P-D    Ib's 
where 0.   denotes an all zero b x b matrix. 
Proof: 
The case that H = H„  is obvious. Suppose that each 
P  Podd 
block of a codeword of C is named 0,1,...,(p-l)-th block from 
left to right and that the (p-l)-th block does not include in- 
formation bits. If a random block error occurs in the k-th block, 
k f  p-1, the block error can be corrected by Lemma 1-1. If a 
random block error occurs in the (p-l)-th block, the error pat- 
tern syndrome S2(x) is zero and no correction will be done. But 
since the information bits of the codeword have no error in this 
Case, correct information can be obtained. 
We remark that Lemma 1-1 and Lemma 1-2 describe shortened 
Reed-Solomon codes and extended-shortened Reed-Solomon codes with 
d = 3 in GF(2IT1), respectively,when a primitive polynomial in 
GF(2m) is chosen for g(x). 
Theorem 2: 
C can correct both any single random block error and t or 
less random bit errors, which do not occur simultaneously. 
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Proof: 
Suppose that H = H   . If t or less random bit errors oc- 
p
   
podd 
cur, the weight of error pattern syndrome S2> w[Sp],is t or less. 
If a random block error E occurs such that w[E] is t or less, E 
is corrected as random bit errors. If w[E] is more than t, 
w[Sp] is greater than t. Thus a sinale block error and t or less 
bit errors have disjoint syndromes. 
Suppose that H = H   . If a block error occurs in the P    D K
  
Keven 
(p-l)-th block, W[S23 is zero. In this case correct information 
bits can be obtained by Lemma 1-2. 
Thus any single random block error and t or less random bit 
errors can be corrected. 
3.1  Reliability Improvement in Defective Main Memory Systems 
In Section 2, main memory systems are assumed to be perfectly 
functional and a subcode of the Fire codes, C. , has been shov/n. 
In this section, some methods for reliability improvement in de- 
fective main memory systems are discussed. 
Suppose that  memory devices are extremely integrated. It 
is practically impossible to produce perfectly functional memory 
devices since impurities in a substrate may result in hardware 
defects in the memory device. This becomes an extremely serious 
problem in ultra-high-density memory devices such as full-wafer 
14 
memory devices. Since it is difficult to produce perfectly func- 
tional ultra-high-density memory devices, some methods have been 
proposed to enhance the yieldL ■'*■     . That is, even memory devices 
containing hardware defects can be practically used by employing 
these methods by users. These methods are: 
(1) skewing memory reconfiguration. 
(2) application of error correcting codes. 
The skewing memory reconfiguration is a method in which a defec- 
m tive memory area is replaced by a supplemental memory areaL J or 
T3l 
spread out in a functional memory areaL . In the second case, 
errors caused by the spread out defects are corrected by an or- 
dinary random bit error correcting code since these errors may 
not occur in a burst if the defective memory area is properly 
spread out. 
In general, the skewing methods require an address encoder 
so that a defective memory area can be manipulated as a function 
of  virtual memory address. Fig. 2 shows a simple example of 
the skewing method. The virtual memory address is encoded to the 
corresponding physical memory address by the address encoder. In 
most cases, the virtual address bits to the address encoder are 
high-order bits so that the physical memory is properly segmented. 
The application of error correctinq codes is a method in 
which error correcting codes correct errors caused by defects. 
15 
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Since defects are associated with hardware and will not change in 
a short period, information about defects could be available and 
used as error information. In the remainder of this thesis, the 
application of error correctinq codes for reliability enhancement, 
that is, reliability improvement of defective memory systems is 
described. Thereafter, only stuck-at faults in memory devices 
are assumed to be  possible hardware defects in the memory 
system. 
3.2 Basic Idea of Error Correcting Code Is For Defective Memory 
Systems 
First, we define some terminology. 
Definition 2: 
A stuck fault is a physical defect in a memory device and 
has a fixed logical value, either 0 or 1. 
Definition 3: 
The Stuck Fault Data (SFD) is bit-wise information which 
indicates the existence of stuck faults in the memory. The SFD 
may take three logical values, 0,1 and x in each bit position of 
the word. 0 and 1 denote "stuck-at-0" and "stuck-at'l", respec- 
tively and x denotes that the bit position is not affected by 
the stuck fault. If the SFD is all x at some memory address, 
*~ 
the write? word and read word are consistent. This case is to be 
called "no stuck fault". If the SFD is not all x, the write word 
and read word may be inconsistent. 
Definition 4: 
A stuck error 1s the difference between the write v/ord and 
read word due to stuck faults. 
Definition 5: 
A stuck fault is said to be masked if the write v/ord and read 
word are consistent. Note that stuck errors are associated not 
only with the stuck fault but also with the write word. That is, 
if there is no stuck fault, the stuck error equals zero but the 
converse is not always true. 
Example 1: 
Let (1 x 0 x), (1 1 0 0) be the SFD and write word, respec- 
tively. The read word will be (1 1 0 0) and the corresponding 
stuck error is (0000). That is, the stuck fault is masked. 
First, we assume that all SFD's are known.  As 
defined in Definition , the SFD contains information of errone- 
ous bit positions which may result in stuck errors. This implies 
that the SFD can be used as error information in the decoding of 
random error correcting codes. Fig. 3 shows a basic encoder and 
decoder confirmation of this method. 
18 
Lot t, T and d be the number of* correctable random errors, 
the number of correctable erasures and the minimum distance of a 
code, respectively. Then 
d > 2t + T + 1 
must be satisfied1 . Suppose that x is the number of errors 
which should be corrected. The required minimum distanced is 
d
 *"*_ 
2T
 
+
 1      for random errors 
d ?= x + 1      for erasures. _„, 
if they are not erasures. Directly from this fact, CaterL J show- 
ed a method of stuck error correction using a random bit error 
correcting code with d = 4 to correct 3 or less stuck bit errors. 
Although this method is quite simple, the decoder of the error 
correcting code must refer to an additional data base in the de- 
coding procedure. This is quite a disadvantage since every  read 
cycle requires the decoder to refer to the additional data base. 
Namely, each instruction cycle will be lengthened. 
To avoid this disadvantage, another method has been pro- 
posed *• ^'--\ In this method, the decoder need not refer to the 
additional data base and high-speed decoding is possible. A 
basic idea of this method is to encode write words so that the 
encoded write words can mask stuck faults. The set of encoded 
write words is not a group and we have to define the set as 
19 
follows. 
Definition 6: 
A stuck error correcting code is a set of codewords which are 
encoded so that stuck faults are masked. 
3.3 Stuck Block Error Correcting Codes For Defective B-Bit-Per- 
Card Memory Systems 
As assumed before, a memory system with b-bit-per-card con- 
figuration is a compound channel in which both block errors and 
random bit errors are likely. If there is no stuck fault in the 
memory, the subcode of the Fire codes, C. , will show a good per- 
formance. Consider the case that one defective memory device 
exists in the memory system. The defects may cause single stuck 
block errors. If there is no additional error, C. corrects these 
single stuck block errors as single random block errors. But, in 
general, random errors and stuck errors are independent and ad- 
ditional random errors must be considered. Because of the nature 
of digital systems, we assume hereafter that random bit errors 
are more likely to occur than random block errors. 
To correct both stuck errors and random errors, a class of 
additive codes'- -"-^ has been shown. This class has unique en- 
coder and decoder configurations as shown in Fig. 4. The additive 
code is a subset of codewords of a random error correcting code, 
which mask stuck faults. Encoder I and Decoder I are for the 
20 
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correction of random errors. Encoder II and Decoder II are for 
the correction of stuck errors. All codev/ords output from En- 
coder II are still in the codeword space of the random error cor- 
recting code. 
In this section a subcode of additive stuck error correcting 
codes is described. For simplicity, a subcode of additive stuck 
block error correcting codes which correct both any single stuck 
block error and random bit errors which may occur simultaneously, 
is referred to as simply "stuck block error correcting code". 
Definition 7: 
The binary operation a * 6 is defined by the truth table 
a 3 a *  S 
0 0 0 
0 1 1 
0 X 0 
1 0 0 
1 1 ■ ... 1 
1 X 1 
where a £.{0.1} and Be {0,1,x}. The binary operation * 1s 
neither commutative nor associative. Assume for simplicity, 
that the word length n is equal to pb. Let C = (C ,C ,..., 
w wQ    W-j 
Cw      ), C    =  (C    ,C    ,...,C        ), F --•  (Fn,F,,...,Fn ,), and E = 
Vl o    rl rp-l °    ' p  ' (Eo,E-|,...,E    i) be write word, read word, SFD, and stuck error, 
22 
respectively. C , C  and E. are binary row vectors of lenqth 
b and F. is a trinary vector, i = 0,1,...,p-1. The read v/ord 
and stuck error are given by 
C  = C * F 
r    w 
and 
E  - Cw.+ (Cw * F), 
respectively. Suppose that there is a defective memory device 
in the k-th memory array card, possible stuck error is described 
by 
Ek " Cwk + <Cwk * Fk> 
and 
E
-i = C., for i 7* k; i = 0,1,...,p-1. 
1
    
w1 
Proposition 1: 
Let
    C = (C  + E, , C  + E. ,...,C   + E. ). 
w  
v
 w   k' W-.   k'  * w i   k' 
If C ' is written in the memory instead of C , the stuck error 
can be masked. 
Proof: 
For i f  k, 
r  = c     *  F 
c  = c 
since F. is all x. 
For i = k, since C  + E, = C  * F, , the erroneous k-th 
wk       k       wk       k 
block of C    is described by 
\    \ * Fk 
- 
(vEk>*Fk 
■    (Cwk*Fk>*Fk 
=   r     * F 
«k   k 
=    C      + E. 
wk        k 
=    C 
Wk 
Example 2: 
Let [(1  x 0 x),  (x x x x)] and [(1  1  1  1),  (1  0 1  1)] be the 
SFD and write word, respectively.    The read word and stuck error 
are [(11 0 1),  (1 Oil)] and [(0 0 10),  (0 0 0 0)], respec- 
tively.    If [(1  1 0 1),  (1 0 1  1)] is the write word, the read 
word and the SFD are [(1  1 0 1),  (1 0 1  1)] and [(0 0 0 0), 
(0 0 0 0)], respectively.    Hence the stuck fault is masked. 
Let a matrix H, 
o 
be a parity check matrix of an  (n,n-m)  code C, where h.   is  a 
binary column vector of length m, i = 0,1,...,n-l, and n is equal 
to pb.    Let   (C  ,C,,... ,C    , )be a codeword of C, where C  is a 
binary row vector of length b. 
Define the following condition. 
Condition 2: 
The column vectors of H satisfy the condition 
I   Ki4.t>   =0    for £ = 0,1 ,...,b-l. 
■i =0   D ' ^ 
Theorem 3: 
Let C (E) be given by 
C (E)    =    (CQ + E,C1 + E,...,C    ., + E) 
where E is an arbitrary binary row vector of length b.    Then C (E) 
is also a codeword of C only if H satisfies Condition 2. 
Proof: 
Since C (0) is a codeword of C, 
C (0) HT = 0 
where T denotes transposition of a matrix. Then 
C (E) HT = (CQ + E,E1 + E,...,C i + E)MT 
= C (0) HT + (E,E,...,E)HT 
25 
■ "u%h^ (Xhbi+i)---(2"<b-i)i-£)]T 
= 0 
Lemma 3-1: 
Any (n,n-m) code C can generate a (bp, b(p-m)) code with the 
same error correcting capability, which satisfies Condition 2 if 
C has a codev/ord of weight p. 
Proof: 
Suppose that a binary vector (a0>a-,,... »a i) is a codev/ord 
of C, whose v/eight is p. Namely, 
I h  = 0 . 
i=0 Yi 
where y. is an integer, Y. e {0,1,... ,n-l} such that 
a  = 1, i = 0,l,...,p-l. 
M 
Let H' be given by 
"'■ [ho'hf Vi] 
where 
'bi+£ = [0 ° ••* ° <V)T ° ° ••• °^' i = 0,l,...,p-l 
 > and Z=0,1,. ..,b-l 
l 
->     <- 
(b-.£-l )m zeros  -Cm zeros 
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Then li' uives a shortened interleaved code with deqree b, v/hich 
satisfies Condition 2, since 
P-l        -        P-l    T T I    h..+£ = [0 0 ... 0 ( I    h )' 0 0 ... 0]' 
i=0 D1 *• 1=0 Yi 
(b-£-l)m zeros       £m zeros 
= 0      for I  = 0,1,...,b-1. 
It is obvious that C" retains the same error correcting capabil- 
ity ofC. 
Lemma 3-2: 
Suppose that a(n,n-m) code C is cyclic. A shortened code C" 
given by the parity check matrix H", 
H" 
oo      o     1  1      p-l 
satisfies Condition 2 only if there exists a set^", 
whose elements satisfy the followinn condition. 
Condition 3: 
P-l 
0) I    h  =0 
1=0 Yi 
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(2) Condition 1 
Proof: 
Since 
Z h  = 0 , 
i=0 M 
. (a ,a,,...,a ,) is a codeword of C where 
ai  = 1    if i €.¥ 
and 
a^ = 0   otherwise,i = 0,l,...,n-l. 
Since C is cyclic, the cyclically shifted vector (a„ »,a„ D,-,,.. n --c   n -ALT i 
an-l ,ao'" *'an-£-l^ 1S a^so a codeword of C for £ = 0,1,...,n-2. 
Thus 
P;1 l   K +t> = o    »    Is 0,1,...,b-l. 
i=0    M JL 
Since y . .< n-b-1 and y^ - y. > b from Condition 1, there 
exists a unique column h +p  for i = 0,1,...,p-1 and I -  0,1, 
...,b-l. Namely, C is a shortened code of C, which satisfies 
Condition 2. 
Suppose that C" is a systematic code obtained from a t or 
less random bit error correctinn code C and that C" satisfies 
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Condition 2. Let C"{0} be a subset of codewords of C" whose j-th 
block is all zero and let C'(0) be a codeword in C'{0}. If the 
SFD of the memory address in which C'(0) will be written is not 
all x, some stuck error E may result in the read word C . Let 
E. be a non-zero block of E such that 
E = C'(0) + (C'(0) * F) 
where F is the SFD at the memory address. Since C'(E.) is a code- 
word of C from Theorem 3, any t or less random bit errors in C 
can be corrected. Furthermore, C'(E.) will mask the stuck 
fault and no stuck error will result.  Fig. 5 illustrates the 
error correcting procedure in the case of j = 0. 
A set of all codewords C'(E.) which mask stuck faults are 
referred to as C , a block stuck correcting code with t or less 
random bit error correcting capability. 
The information rate R of C is given by 
R = n--m-b 
n' 
where n', m and b are the length of codeword, check bits and 
block of C, respectively. 
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DATA 
\/ 
00...0 DATA 
b BITS 
00...0 
00...0 
ci 
Ci+Ek 
Ci+Ek 
Ci+Ek 
00...0 
DATA c-l(o) 
JL 
"CHECK BITS' 
CP-1 
1 
cp-i+Ek Cj(Ek) 
MEMORY 
RANDOM ERRORS 
•       •       • 
Cp-1+Ek ;   c. 
V 
P1    +F Lp-1    k ;   c1-(Ek) 
1L 
DATA 
77777777A 
DATA 
Fiq. 5.  Illustration of encoding and decoding procedures, 
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4.1 Modified Stuck Block Error Correcting Codes CM 
As described in the previous section, stuck error correctina 
codes are primarily proposed to enhance the yield of high-density 
memory devices. In this case, we can assume that all stuck faults 
have been found before encoding write data and all SFD's are 
available. 
Consider the case that no memory device is defective in the 
initial period. Since it is impossible to predict stuck faults 
when write data are encoded, the set of all codewords is equiva- 
lent to C'{0}. So far as all devices are functional, only random 
bit errors are assumed to occur and will be corrected if the num- 
ber of bit errors are not more than t. 
Suppose that some weak device becomes defective. It may 
result in single stuck block errors. Since there'is no information 
about the stuck fault, these single block errors must be corrected 
as random block errors. 
In this section a modified stuck block error 
correcting code C.. is shown. All codewords of C., are codev/ords 
of C. , the subcode of the Fire codes, when the memory system has 
no stuck fault. If the memory system becomes defective, all code- 
words of C,. are considered to be codewords of C after re-encoding 
erroneous words. Although most codev/ords are left in the codeword 
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space of C. , all read words an decoded as C . 
There may exist alternative ways to correct single stuck 
block errors as random block errors. That is, all write data 
are encoded to codewords of C. , when the memory system has no 
stuck fault. After some stuck faults are found, all codewords 
are re-encoded to codewords of C . This method is straiqhtfor- 
s 
ward but re-encoding of all codewords takes a long time for large 
memory systems. Furthermore, if the memory system contains some 
Read Only Memory (ROM) area, it is impossible to re-encode the 
contents in the ROM. It is also a possible way to re-encode only 
codev/ords which yield stuck block errors with flags. But the de- 
coder may require an additional data base for flaos to distinguish 
classes, Cb and C , of input words read out. 
The encoding-decoding procudure of C» is as follows: 
(1) Initially, all write data are encoded to codewords of 
v 
(2) If stuck errors are observed in some memory addresses, 
only the corresponding codev/ords are re-encoded to code- 
words of C so that stuck faults are masked. 
(3) All codewords are decoded as codewords of C . 
Suppose that C" is a t or less random bit error correct- 
ing systematic code which satisfies condition 2. Then a codeword 
of C,, is described by 
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CH(E|t)-(WEk.C1-W+Ek.....C-p.1+P*E|() 
where (Ob,C£,C£,...,C ,) is a codeword of C", C'(0). P is a 
parity check block such that 
p-u+1 
p
 
=
 ,S,  ci 
where 
u    =    0        for p odd 
u    =    1        for p even 
E.   is the non-zero block of E given by 
E    =    C'(P) + (C'(P) * F) 
where F is the SFD of the memory address in which the write word 
is written. 
Theorem 4: 
CM can correct any t or less randomjait errors and single 
random block errors if all the SFD's are x when all the v/rite 
data are encoded. 
Proof: 
Since Z'  satisfies Condition 2, 
CM(Ek) = C'(P+Ek) 
C c- 
from Theorem 3. To correct single random block errors, the block 
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error pi.Hero vu\>i he obtained.    Supuosc  that a simile randon 
block error E    occurs in the k-th block, k f p-1, the error pat- 
tern syndrome Sp is obtained by 
p-u-1 
S2    =    P +    I    -(Cf+P) + E ■ 
i=l 
p-u-1 p-u-1 
i=l      i-1    7 r 
=    (p-u-1)P + Er 
=    E 
since p-u-1 is always even. Thus the block error E can be cor- 
rected by Theorem 1.  If k = p-1, S2 = 0. But we can avoid 
using (p-l)-th block for information bits since C* is a systematic 
code. 
Note that the parity check matrix of Cw for random block 
error correction is qiven by 
H = H- 
which is equivalent to the parity check matrix of C. , where II 
is niven by 
and 
H = II    for  p .. 
P  Podd      odd 
H = H     for pMtM p  pr..—     'even even 
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Namely, the set of C..(0) and C. are equivalent, but codeword 
structures are different. Because the codev/ord of C. is repre- 
sented by 
While, CM(0) is 
(P,C1'+P,...,C-_1+P) 
Fiq. 6 illustrates the relations of codeword of Cb and CM(0). 
Theorem 5: 
C... can correct any t or less random block errors and sinnle 
stuck block error which may occur simultaneously. 
Proof: 
We assume that all codewords which had stuck block errors 
have been re-encoded using new SFD's. That is, all stuck faults 
are masked. Since all codewords in the memory can be represented 
by the form, 
C(A) = (A,C1'+A,...,C'1+A) 
Since C"(A) & C from Theorem 3, any additional t or less random 
bit errors can be corrected. 
35 
i 
4.2  encoding of C„ 
Let us define a "fault free state" and "fault state" for the 
memory system free from defects and having defects, respectively. 
The decoding procedure of C,. is different for these two states. 
Fault free state:-" 
Fig. 7 shows a configuration of encoder in the fault free 
state. An all zero block is added to the input binary write data 
(d ,d,,...,d _m_D) where n', m are the length of codeword and 
check bits of C and b is the block length. Then Encoder 2 encodes 
(0,0,...,0,dg,d.j ,...,dn _m_fr) 
<— 
bo- 
to a codeword 
C'(0) = (ob,cf,...,cp»_1) 
Encoder II generates the parity check block P given by 
p-u-1 
P = I     cr 
i=l  1 
where 
u = 0    for p odd 
n = 1    for p even. 
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or'   r* ub' 1 *•* "up-l 
A »  \P>C-i ,... ,C -j) 
B ; (p,Cj+P,...,C^_1+P) 
A   Cb, B  CM(0) 
Fin. 6.  Relation between C. and CM(0) 
'DATA ENCODER 
I 
C'(0) . ENCODER 
II 
CH(0) % MEMORY 
* 
Fig.. 7.  Encoder confinuration of C., (Fault Free State) 
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P is added to all the block of C"(0) and C'(P), such that 
C'(P) = C„(0) 
= (P,Cj-+P,...,Cp_1+P), 
is v/ritten in the -memory. 
Fault State 
In the fault state, write data must be encoded to codev/ords 
of C so that stuck faults are masked. Assume that operating 
systems in computer systems have some memory check routines which 
check the existence of stuck faults. The check routine will 
creat SFD's if there are stuck faults, and these SFD's can be 
used in the encodinq. The input data (dn,d, ,...,d   . ) is en- 0 1    n-m-b' 
coded to a codeword C'(0) by Encoder I. Encoder II encodes C'(0) 
to CM(0) such that 
CM(0) = C'(P) 
Encoder III finds a stuck block error E ciiven by 
E    =    CM(0) + (CM(0)*F). 
The non-zero block of E, Ei,, is added to all the blocks of C..(0) 
in Decoder III and the output C.,(E. ) is written in the memory. 
Fiq. 8 shows the encodinn procedure in the fault state. 
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4.3 Memory Chock Routine 
The memory check routine has two roles. It checks stuck 
faults in the memory and creates SFD's. Also it re-encodes con- 
tents of erroneous memory addresses. The memory check may be 
executed periodically. Since it may take a long time to check 
the whole memory, it is a good way to examine only memory addresses 
v/here block errors have been observed by the decoder. If some 
stuck faults are found, the contents of these memroy addresses 
are re-encoded by the same procedure of the decoding in the fault 
state. If any content is re-encoded, codev/ords are not considered 
as codewords of C. but C . To let the decoder know this, the 
memory check routine sets a flan at the end of the routine. 
Fig. 9 shows one example of the flowchart of a memory check 
routine. 
4.4 Decoding of Cf1 
Fault Free State 
If there is no stuck fault, all read data are decoded as 
codewords of C. by Decoder I and any single random block error 
and t or less random bit errors can be corrected. Decoder I is 
followed by Decoder II so that codeword C'(0) can be obtained 
from 0^(0), the output of Decoder I. The input data is directly 
obtained from C^O) since C" is a systematic code. Fin. 10. shows 
40 
STA/T 
MEMORY -► BUFF 
WRITE ALL 0 
READ 
WRITE ALL T 
READ 
BUFF MEMORY 
END 
CREATE  SFD 
FOR STUCK-AT-1 
CREATE  SFD 
FOR STUCK-AT-0 
RE-ENCODT READ 
WORD 
Y_ 
Fig. 9.      Flov/chart of memory check routine. 
41 
the decoder configuration of the fault free state. In Decoder I, 
error pattern syndrome Sp, which is given by 
S2 ' Cr • HJ- 
is checked v/hether w[Sp] is greater than t or not. If w[S«] is 
not greater than t, only syndrome S,, which is given by 
S2 = Cr-H-T, 
is used for correction of random bit errors. If w[Sp] is greater 
than t, both S and S2 are used for correction of single random 
block error using Lemma 1-2. In the following Decoder II» the 
content of the 0-th block of CM(0) is added to all the blocks and 
C'(0) is obtained. 
FauVt State 
First, all read data are decoded as codewords of C by De- 
coder III is followed by Decoder II so that C'(0) is obtained. 
Since all stuck faults are assumed to have been masked, correct 
write data can be obtained. Fig. ll shows the decoder configura- 
tion in the fault state, where E,, may or may not be zero. In De- 
coder III, only syndrome Sp» given by 
S2 = Cr.H'T 
is used for t or less random bit error correction. In Decoder 
II, the content of the 0-th block of C.,(E, ) is added to all the 
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) 
MEMORY cr(o). DECODER 
I 
DECODER 
II 
DATA 
s 
Fig. TO.  Decoder configuration (Fault Free State) 
DECODER 
III 
W 
-S 
DECODER 
II 
DATA 
Fig. 11.  Decoder configuration (Fault State). 
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block and C'(0) is obtained. 
Since Decoder I and Decoder III have many common parts, 
actual liardv/are can be minimized. 
4.5  Example of C.. 
An example of CM is shov/n here. This code has parameters 
n ='11, k = 6, b = 2, and t = 1 where g, k and b are the length of 
codeword, information bits, and block, respectively, and t is 
the number of correctable random bit errors. Fin. 12 shows the 
• 4 parity check matrix of C generated by g(x) = x + x + 1. Fig. 
13 shows a partiy check matrix of C which is shortened from C and 
satisfies Condition 2 since b = 2 and p = 6, the parity check 
matrix for C. is given by 
H H 
peven 
where H' is the parity check matrix of C", and H    is aiven by 
peven 
H     = [I? I? I? I? I? 0«] peven *■    c    c   u 
Fig. 14 shows the parity check matrix \\  of C^ derived from H 
In the finures, « denotes the binary column vector renresenl 
i 
of a where a is the primitive root of g(x) over GF(2 ). 
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•1' 
a 
-i 
,1 
u 
1 
3    ! 1 2 
a 
l 
1 
u 
I 
a 
I 
1 1 1 1 0 
0 1 1 1 1 
0 0 1 1 1 
1 1 1 0 1 
10    i <.)    i o      7    i f,      5    "i    | 3 | ?. | 1    I 0 
a     a a     n     a     ct     a a a- rx 
l      I I      I      I      I      I I I      I 
10 110    0    10 0 0 
0    10    110    0 10 0 
10 10    110 0 10 
0    1 10    0    10 0 0 1 
Fig.  12. The parity check matrix of (15,11,8) Haming code C. 
113    | 12    |9   18    (7   16    I 5    } »t   |3    j2   | 1    (0 
a       a       aaaaaaaaaa 
U        i        I     I      l      i      i      I     I      l     i      ( _ 
1 1 10    110    0    10    00 
1 1 0101100100 
0 1 1010110010 
1 1 0110010001 
Fig. 13. The parity check matrix of C. 
m. 
I 13   |12   ,9    ,8    i7    16   | 5   |4    |3   i2   ,1    |0 
a      a      aaaaaaaaaa 
I        *        i      i      I      I     I      I      i     i      I      i 
10    10    10    10    0 0 
0    10    10    10    10 0 
10    1     10    0    10    0 0 
0    10    110    0    10 0 
10    10    110    0    10 
0    110    0    10    0    0 1 
10    10    10    10    0 0 
0    10    10    10    10 0 
1 0 
0 1 
1 1 
1 1 
0 1 
1 1 
1 0 
0 1 
Fig.  14. The parity check matrix of C. , 
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A.6      L'xap'plt; of Lucodinn and Ducodinn in Fault Free State 
Suppose that (1 0 1 0 1 1) be the write data. Then 
(0 0 | 1 0 1 0 1 1) is encoded to a codeword of C" by Encoder 
I, which has a generator matrix G' such that 
G* ll-T = 0 
The output, codeword is  (0 0  |   10 10 11   |  0/T0 0 ).    In En- 
coder II, parity check block P is generated.    In our example, P 
is given by 
P    =    (1  0) + (1 0) + (1  1) + (0 1) + (0 0)    =    (1 0). 
Then P is added to the whole blocks and Encoder II outputs the 
codeword of C,.(0) such that 
gCM(0) = (1 0 | 0 0 0 0 0 1 | 1 1 1 0). 
Since we assume that there is no stuck fault, CM(0) is written in 
the memory. 
In the read cycle, suDpose that 
Cr = (1 0 | 1 0 0 0 0 1 | 1 1 1 0) 
is read out from the memory. The parity check matrix H' ands 
H    will generate syndromes S, and S?, respectively, such that peven 
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and 
S1  - Cp - HJ =  (10 10) 
S2 = C • HT    = (1 0) Heven 
Since 
w[S2] '= 1 < t, 
a single random bit error will be corrected. 
In our example, 
S] = (1 0 1 0) 
- (« ) 
g 
Thus the rrror in the bit position of a in H' is corrected. 
That is, the correct codeword 
CM(0) = (1 0 | 0 0 0 0 0 1 | 1 1 1 0) 
is obtained. In Decoder II, the 0-th block (1 0) is added to the 
whole blocks. Then the output of Decoder II is (0 0 | 1 0 1 0 1 
1 | 0 1 0 0) and the original write data (1 0 1 0 1 1) is ob- 
tained. 
Suopose C has a sinnle random block error. Let 
r 
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cr = (1 0 I 1 1 0 0 0 1 I 1 1 1 0) 
be the read word. Then S, and Sp are 
S1 = (111 1) 
and 
s2 = (1 1), 
respectively. Since 
w[S2] = 2 > t, 
a random block error will be corrected. From Theorem 1, the start 
bit of the block error is given by 
Sj[x7 mod g(x) ; q(x) = x + x + 1 
where S,(x) and S2(x) are the polynomial expression of S, and S«. 
respectively. Thus <• 
x
3
 + x
2
 + x + 1    A    /  \ 
 _____  mod q(x) 
o 
=  x + 1      mod g(x) . 
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Since 
x
2
 ♦ 1 S„8, 
the block error starts at the bit position a in H' towards the 
higher order"of a,a is a primitive root of g(x). On the other 
hand, the block error pattern is oiven by Sp = (1 1), Decoder I 
corrects the block error and outputs 
CM(0) = (1 0 | 0 0 0 0 0 1 | 1 1 1 0). 
The rest part of the procedure is the same as the decoding in the 
fault free state. 
4.6 Example of FrtCodlng and Decoding in Fault State, 
Suppose that  stuck faults are found in a memory check 
routine. Let F be the SFD at some memory address such that 
F = (xx|llxxxx|xxxx). 
J 
If the content of which is written in this memory is CM(0) = 
(1 0 | 0 0 0 0 0 1 | 1 1 1 0), then the read data Cr will be 
C  = (1 0 | 1 1 0 0 0 1 | 1 1 1 0) 
and thus C„(0) will be re-encoded to mask the SFD. 
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First, Cf1(0) is encoded to C,,(E. ) where E. is the expected stuck 
block error such that 
*k " X  (CM(°VFi> 
= (0 0) * (1 1) 
.  - .(1 1) 
where C.(O). and F. denote the i-th of CM(0) and F, respectively. il    1       1 M 
Then, the re-encoded codeword. 
CM(Ek) = CM(1 1) 
= (0 1 | 1 1 1 1 1 0 | 0 0 0 1) 
is written to the memory. 
In the read cycle, there is no stuck error in the read word 
C„ since the stuck fault has been masked. Assume that no random 
r 
bit error occurs in the read data C,,. Then C will be aiven by 
r      r 
c 
C  = C * F r r 
= (0 1 | 1 1 1 1 1 0 | 0 0 0 1) * 
(x X | 1 1 X X X X | X x x x) 
= (0 1|111110|0001) 
■ w 
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The 0-th block (0 1) of Cfv](Ek) is added to the whole blocks in 
Decoder II and (0 0 | 1 0 1 0 1 1 | 0 1 0 0) is obtained. The 
original data (1 0 1 0 1 1) is directly obtained from the output 
of Decoder II... . ^ 
If there is a single random bit error in C , Decoder III can 
correct this bit error because C,,(E.) are codewords of C. Thus 
any sinole stuck block error and sinnle random bit error can be 
corrected, even though they occur simultaneously. 
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5. Conclusion 
Memory systems constructed from high-density memory devices 
invariably yield stuck errors due to hardware defects in a memory 
device, in addition to random errors. Although random error cor- 
recting codes can correct both types of error, the required re- 
dundancy is lamer than that of stuck error correcting codes*- ^~L •* 
since error information about stuck error may be available. 
If the memory system employs the b-bit-per-card configuration, 
stuck errors v/ill be block errors. The subcode of additive 
codes'- ^ , C , is discussed for the correction of single stuck 
block errors and random bit errors, which may occur simultaneously. 
Assume that no memory device has stuck faults in the initial 
period and that some device becomes defective. In this case, C 
will not show a good performance since error information must be 
known before write data are encoded. If no error information, is 
known, all stuck block errors must be corrected as random block 
errors. The modified stuck block error correcting code C., dis- 
cussed here can correct any single random block errors until 
stuck errors are found and has the same error capability of C 
after stuck block errors are observed and error information is 
obtained. 
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